-		 L19	 
,,,,	A I		M -

1

1. (Canceled)

5

7

4

6 comprising:

8 9

10

11

12 13

14

15 18

17 18

19 20

21 22

> 24 25

> 23

26 27 28

29 30

2. (Currently amended) A substrate with a via and pad structure connecting a surface mount component to conductive layers of the substrate,

a surface mount component, wherein the surface mount component Includes a package having an upper surface with solderable terminal sides and a terminal end;

a substrate:

- a plated via connected to the conductive layers:
- a solder mask surrounding the plated via; and
- a conductive pad with a conductive trace connected to the plated via. wherein the solder mask exposes a part of the conductive pad that extends beyond the solderable terminal sides of the surface mount component to Increase solder formation between the conductive pad and the solderable terminal sides and to reduce solder formation at the first plated via The substrate with the via and pad structure of claim 1, wherein the solder mask covers a part of the conductive pad that extends beyond the solderable terminal end and reduces solder formation at the terminal end of the surface mount component.
- 3. (Previously presented) The substrate with the via and pad structure of claim 2, wherein the conductive pad includes a first arm and a second arm that extend beyond the solderable terminal sides of the surface mount component.
- 4. (Original) The substrate with the via and pad structure of claim 3, wherein the first arm and the second arm are symmetrically disposed on the substrate with respect to the plated via.

<b>5</b> .	(Original) The substrate with the via and pad structure of claim 2
wherein the	conductive pad includes a first arm, a second arm, and a body.

6. (Original) The substrate with the via and pad structure of claim 5, wherein the first arm and the second arm are symmetrically disposed on the substrate with respect to the plated via.

7. (Original) The substrate with the via and pad structure of claim 2, wherein the conductive pad includes a T-shirt shaped structure.

8. (Original) The substrate with the via and pad structure of claim 7, wherein the T-shirt shaped structure is symmetrically disposed on the substrate with respect to the plated via.

9. (Original) The substrate with the via and pad structure of claim 2, wherein the solder mask is keyhole shaped.

10. (Original) The substrate with the via and pad structure of claim 2, wherein the solder mask covers the substrate partially or entirely except the conductive pad and the plated via.

11. (Previously presented) The substrate with the via and pad structure of claim 2, further comprising solder joint(s), wherein the solder joints have a greater volume at the solderable terminal sides than at the terminal end of the surface mount component.

12. (Original) The substrate with the via and pad structure of claim 2, wherein the substrate is part of a printed circuit board.

13. (Previously presented) The substrate with the via and pad structure of claim 2, wherein the substrate is part of a BGA package footprint.

14. (Canceled) 2

3 4

5

6

1

15. (Currently amended) A substrate with a plurality of via and pad structures connecting a surface mount component to conductive lavers of the substrate, comprising:

a surface mount component, wherein the surface mount component

7 includes a package having an upper surface with first solderable terminal sides 8 9

and a first terminal end and second solderable terminal sides and a second terminal end:

10 11

a substrate;

12

a first plated via connected to the conductive lavers; a first solder mask surrounding the first plated via:

13 14

a second plated via connected to an associated conductive layer:

15

a second solder mask surrounding the second plated via:

16 17

via, wherein the first conductive pad includes a portion that is exposed to solder and extends beyond the first solderable terminal sides of the surface mount component to Increase solder formation along the first solderable terminal sides

a first conductive pad with a conductive trace connected to the first plated

19

18

and to reduce solder formation at the first plated via; and 20

21 22

23

24 25

26 27

28

29 30

a second conductive pad with a conductive trace connected to the second plated via, wherein the second conductive pad includes a portion that is exposed to solder and extends beyond the second solderable terminal sides of the surface mount component to increase solder formation along the second solderable terminal sides and to reduce solder formation at the second plated via The substrate with the plurality of via and pad structures of claim 14, wherein the first solder mask covers and reduces solder formation at the first terminal end of the surface mount component and the second solder mask covers and reduces solder formation at the second terminal end of the surface mount component.

16. (Previously presented) The substrate with the plurality of via and pad structures of claim 15, wherein each of the first and second conductive pads include a first arm and a second arm.

4 5

17. (Original) The substrate with the plurality of via and pad structures of claim 16, wherein each of the first and second conductive pads is symmetric to the first plated via and the second plated vias, respectively.

18. (Original) The substrate with the plurality of via and pad structures of claim 15, wherein the first and second conductive pads include a first arm, a second arm, and a body.

19. (Original) The substrate with the plurality of via and pad structures of claim 18, wherein each of the first and second conductive pads is symmetric to the first plated via and the second plated vias, respectively.

20. (Original) The substrate with the plurality of via and pad structures of claim 15, wherein each of the first and second conductive pads include a T-shirt shaped structure.

21. (Original) The substrate with the plurality of via and pad structures of claim 20, wherein each of the T-shirt shaped structures is symmetric to the first and second plated vias, respectively.

22. (Original) The substrate with the plurality of via and pad structures of claim 15, wherein each of the first and second solder masks is a ring surrounding the first and second plated vias, respectively.

23. (Original) The substrate with the plurality of via and pad structures of claim 15, wherein each of the first and second solder masks is a keyhole shape and surrounds the first and second plated vias, respectively.

1	24. (Original) The substrate with the plurality of via and pad structures of
· 2	claim 15, wherein each of the first and second solder masks cover the substrate
	partially or entirely except the first and second conductive pads and the first and
•	second plated vias.
5	

25. (Previously presented) The substrate with the plurality of via and pad structures of claim 15, further comprising solder joint(s), wherein the solder joint(s) have a greater volume at each of the solderable terminal sides than at each terminal end of the surface mount component.

26. (Previously presented) The substrate with the plurality of via and pad structures of claim 15, wherein the separation along the substrate between the first and second solder masks defines the length of the surface mount component to be soldered.

 (Original) The substrate with the plurality of via and pad structures of claim 15, wherein the substrate is part of a printed circuit board.

28. (Previously presented) The substrate with the plurality of via and pad structures of claim 15, wherein the substrate is part of a BGA package footprint.

29. (Original) The substrate with the via and pad structure of claim 2, wherein solder mask is a ring surrounding the plated via.

30. (Canceled)

31. (Canceled)

32. (Canceled)

(Canceled) 33. (Currently amended) The substrate with the plurality of via and pad 34. structures of claim 14, wherein the first conductive pad extends beyond the terminal side of the component a maximum distance that reduces solder wicking without generating electrical shorts between the first conductive pad and an adjacent plated via. 35. (Canceled)